Static Instruction Scheduling for High Performance on Limited Hardware

DOI10.1109/TC.2017.2769641zbMATH Open1390.68155OpenAlexW2765154882MaRDI QIDQ4567339FDOQ4567339

Authors: Kim-Anh Tran, Trevor E. Carlson, Konstantinos Koukos, Magnus Själander, Vasileios Spiliopoulos, Stefanos Kaxiras, Alexandra Jimborean 

Publication date: 27 June 2018

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/tc.2017.2769641

Recommendations

• scientific article; zbMATH DE number 2084744
• Dynamically scheduling VLIW instructions
• A software instruction prefetching method in architectures with static scheduling
• Performance bounds on multiprocessor scheduling strategies for statically allocated programs
• scientific article; zbMATH DE number 2112980
• Static and dynamic processor scheduling disciplines in heterogeneous parallel architectures

Mathematics Subject Classification ID

Performance evaluation, queueing, and scheduling in the context of computer systems (68M20)

This page was built for publication: Static Instruction Scheduling for High Performance on Limited Hardware

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4567339)