Hardware Design of Low-Power High-Throughput Sorting Unit

DOI10.1109/TC.2017.2672966zbMATH Open1373.68203OpenAlexW2589156932MaRDI QIDQ4589515FDOQ4589515

Yu-Ning Lin, Shih-Hsiang Lin, Pei-Yin Chen

Publication date: 10 November 2017

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/tc.2017.2672966

Mathematics Subject Classification ID

Searching and sorting (68P10) Mathematical problems of computer architecture (68M07)

Cited In (1)

• On the design of a high-performance, expandable, sorting engine

This page was built for publication: Hardware Design of Low-Power High-Throughput Sorting Unit

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4589515)