Specifying and verifying external behaviour of fair input/output automata by using the temporal logic of actions

MaRDI QIDQ4639675zbMATH OpenFDO

Authors Tatjana Kapus

Publication date 11 May 2018

Full work available at URL https://content.iospress.com/articles/informatica/inf1074

zbMATH Keywords

fair input/output automatonfair tracefair trace inclusionformal specificationtemporal logic of actions

Mathematics Subject Classification ID

Temporal logic (03B44) Formal languages and automata (68Q45) Specification and verification (program logics, model checking, etc.) (68Q60)

Recommendations

• scientific article; zbMATH DE number 3982506
• Automatic verification of finite-state concurrent systems using temporal logic specifications
• The automata-theoretic approach to verification of reactive systems
• scientific article; zbMATH DE number 1301859
• scientific article; zbMATH DE number 3932379

Cited in

(3)

• Learning I/O automata
• scientific article; zbMATH DE number 1277257 (Why is no real title available?)
• A process algebraic view of input/output automata

This page was built for publication: Specifying and verifying external behaviour of fair input/output automata by using the temporal logic of actions

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4639675)