Specifying and verifying external behaviour of fair input/output automata by using the temporal logic of actions

zbMATH Open1387.68166MaRDI QIDQ4639675FDOQ4639675

Authors: Tatjana Kapus 

Publication date: 11 May 2018

Full work available at URL: https://content.iospress.com/articles/informatica/inf1074

Recommendations

• scientific article; zbMATH DE number 3982506
• Automatic verification of finite-state concurrent systems using temporal logic specifications
• The automata-theoretic approach to verification of reactive systems
• scientific article; zbMATH DE number 1301859
• scientific article; zbMATH DE number 3932379

zbMATH Keywords

formal specificationtemporal logic of actionsfair input/output automatonfair tracefair trace inclusion

Mathematics Subject Classification ID

Formal languages and automata (68Q45) Specification and verification (program logics, model checking, etc.) (68Q60) Temporal logic (03B44)

Cited In (1)

• Learning I/O automata

This page was built for publication: Specifying and verifying external behaviour of fair input/output automata by using the temporal logic of actions

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4639675)