The mechanical generation of fault trees for reactive systems via retrenchment. II. Clocked and feedback circuits
From MaRDI portal
Publication:470020
DOI10.1007/s00165-011-0203-6zbMath1298.68051MaRDI QIDQ470020
Publication date: 11 November 2014
Published in: Formal Aspects of Computing (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1007/s00165-011-0203-6
fault tree analysis; fault injection; mechanical fault tree synthesis; retrenchment; timed and feedback circuits
94C12: Fault detection; testing in circuits and networks
68Q60: Specification and verification (program logics, model checking, etc.)
68M15: Reliability, testing and fault tolerance of networks and computer systems
68N30: Mathematical aspects of software engineering (specification, verification, metrics, requirements, etc.)
Related Items
The mechanical generation of fault trees for reactive systems via retrenchment. I. Combinational circuits, Model-based safety assessment of a triple modular generator with xSAP, Composition mechanisms for retrenchment
Cites Work
- The mechanical generation of fault trees for reactive systems via retrenchment. I. Combinational circuits
- Engineering and theoretical underpinnings of retrenchment
- Composition mechanisms for retrenchment
- Symbolic Fault Tree Analysis for Reactive Systems
- Dynamic fault-tree models for fault-tolerant computer systems
- Retrenchment and refinement interworking: the tower theorems
- The algebra of stream processing functions
- Unnamed Item
- Unnamed Item