Implementation of simultaneous memory address access in models that forbid it

From MaRDI portal
Publication:4747506

DOI10.1016/0196-6774(83)90033-0zbMath0509.68024OpenAlexW1985592215WikidataQ63353488 ScholiaQ63353488MaRDI QIDQ4747506

Uzi Vishkin

Publication date: 1983

Published in: Journal of Algorithms (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1016/0196-6774(83)90033-0




Related Items (26)

An O(log n) algorithm for parallel update of minimum spanning treesA parallel algorithm for computing Steiner trees in strongly chordal graphsThe parallel solution of domination problems on chordal and strongly chordal graphsUnbounded fan-in circuits and associative functionsConstant-time parallel recognition of split graphsTowards optimal parallel bucket sortingConnected components in \(O(\log^{3/2}n)\) parallel time for the CREW PRAMAn improved simulation of space and reversal bounded deterministic Turing machines by width and depth bounded uniform circuitsFAST PARALLEL ALGORITHMS FOR FINDING CUTPOINTS AND BRIDGES OF UNDIRECTED GRAPHSPARALLEL BLOCK-FINDING USING DISTANCE MATRICESEfficient massively parallel implementation of some combinatorial algorithmsAn efficient parallel algorithm for planarityAn nc algorithm to recognize hhd-free graphsA parallel algorithm for the maximum 2-chain edge packing problemOn the Parallel Evaluation of Dwba IntegralsIncomparability in parallel computationMultiplication, division, and shift instructions in parallel random access machinesA parallelization of Miller's \(n^{\log n}\) isomorphism techniqueParallel search algorithms for graphs and treesModelling knowledge and action in distributed systemsOptimal parallel quicksort on EREW PRAMA simple nc algorithm to recognize weakly triangulated graphsParallel computation of perfect elimination schemes using partition techniques on triangulated graphsA parallel-design distributed-implementation (PDDI) general-purpose computerAn optimal parallel connectivity algorithmFinding Euler tours in parallel






This page was built for publication: Implementation of simultaneous memory address access in models that forbid it