Mathematical Research Data Initiative
Main page
Recent changes
Random page
SPARQL
MaRDI@GitHub
New item
In other projects
MaRDI portal item
Discussion
View source
View history
English
Log in

Time domain sensitivity of high‐speed VLSI interconnects

From MaRDI portal
Publication:4849286
Jump to:navigation, search

DOI10.1002/CTA.4490220605zbMATH Open0939.68979OpenAlexW2143705868MaRDI QIDQ4849286FDOQ4849286

Qijun Zhang, Michel Nakhla, Nelson Liu

Publication date: 26 February 1996

Published in: International Journal of Circuit Theory and Applications (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1002/cta.4490220605




Mathematics Subject Classification ID

Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.) (68W35) Systems theory; control (93-XX)


Cites Work

  • Title not available (Why is that?)







This page was built for publication: Time domain sensitivity of high‐speed VLSI interconnects

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4849286)

Retrieved from "https://portal.mardi4nfdi.de/w/index.php?title=Publication:4849286&oldid=19194686"
Tools
What links here
Related changes
Printable version
Permanent link
Page information
This page was last edited on 8 February 2024, at 03:25. Warning: Page may not contain recent updates.
Privacy policy
About MaRDI portal
Disclaimers
Imprint
Powered by MediaWiki