scientific article; zbMATH DE number 1400095

zbMATH Open0944.68131MaRDI QIDQ4939619FDOQ4939619

Authors: Carl Johan Lillieroth, Satnam Singh 

Publication date: 1 March 2000

Title of this publication is not available (Why is that?)

Recommendations

• Formal verification for non-formalists
• scientific article; zbMATH DE number 1330907
• scientific article; zbMATH DE number 2113572
• Model checking: a hardware design perspective
• scientific article; zbMATH DE number 2080912

zbMATH Keywords

verificationmodellingNP-tools

Mathematics Subject Classification ID

Abstract data types; algebraic specification (68Q65)

Cited In (6)

• Formally analyzed dynamic synthesis of hardware
• Title not available (Why is that?)
• Verification of FPGA layout generators in higher-order logic
• Theorem Proving in Higher Order Logics
• Correct Hardware Design and Verification Methods
• Automatic analysis of DMA races using model checking and \(k\)-induction

This page was built for publication:

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4939619)