Dynamic Reconfigurable Ternary Content Addressable Memory for OpenFlow-Compliant Low-Power Packet Processing

DOI10.1109/TCSI.2016.2584658zbMATH Open1469.94187OpenAlexW2521026711MaRDI QIDQ4956750FDOQ4956750

Authors: T. S. Chen, Ding-Yuan Lee, Tsung-Te Liu, An-Yeu (Andy) Wu 

Publication date: 2 September 2021

Published in: IEEE Transactions on Circuits and Systems I: Regular Papers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/tcsi.2016.2584658

Mathematics Subject Classification ID

Analytic circuit theory (94C05)

This page was built for publication: Dynamic Reconfigurable Ternary Content Addressable Memory for OpenFlow-Compliant Low-Power Packet Processing

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4956750)