Competitive buffer management for shared-memory switches
From MaRDI portal
Publication:4962761
DOI10.1145/1435375.1435378zbMath1445.68035MaRDI QIDQ4962761
Yishay Mansour, William Aiello, Alexander Kesselman
Publication date: 5 November 2018
Published in: ACM Transactions on Algorithms (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1145/1435375.1435378
68M20: Performance evaluation, queueing, and scheduling in the context of computer systems
Related Items
Harmonic buffer management policy for shared memory switches, Essential Traffic Parameters for Shared Memory Switch Performance