Hardware Designs for Decimal Floating-Point Addition and Related Operations

DOI10.1109/TC.2008.147zbMATH Open1367.65248MaRDI QIDQ4974993FDOQ4974993

Authors: Liang-Kai Wang, Michael J. Schulte, John D. Thompson, Nandini Jairam 

Publication date: 8 August 2017

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Mathematics Subject Classification ID

Numerical algorithms for computer arithmetic, etc. (65Y04) Numerical algorithms for specific classes of architectures (65Y10)

This page was built for publication: Hardware Designs for Decimal Floating-Point Addition and Related Operations

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4974993)