Modeling Cache Coherence to Expose

DOI10.4230/LIPICS.ECRTS.2019.26MaRDI QIDQ5089140zbMATH OpenOpenAlexFDO

Authors Borislav Nikolić, R. Hofmann, Rolf Ernst

Publication date 18 July 2022

Full work available at URL https://hal.archives-ouvertes.fr/hal-02165139

zbMATH Keywords

embedded systemsnetwork-on-chipprotocolsreal-time systems

Mathematics Subject Classification ID

Performance evaluation, queueing, and scheduling in the context of computer systems (68M20)

Cites work

• Deadlock-Free Message Routing in Multiprocessor Interconnection Networks
• Extending Real-Time Analysis for Wormhole NoCs
• Real-time analysis of priority-preemptive NoCs with arbitrary buffer sizes and router delays

Cited in

(1)

• scientific article; zbMATH DE number 7087306 (Why is no real title available?)

This page was built for publication: Modeling Cache Coherence to Expose

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5089140)