A FPGA implementation of Chen's algorithm

DOI10.1145/1940475.1940503MaRDI QIDQ5175262zbMATH OpenOpenAlexFDO

Authors Yannick Saouter, Gérald le Mestre

Publication date 20 February 2015

Published in ACM Communications in Computer Algebra (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1145/1940475.1940503

Mathematics Subject Classification ID

Cyclic codes (94B15) Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.) (68W35)

Recommendations

• FPGA implementation of a Cholesky algorithm for a shared-memory multiprocessor architecture
• scientific article; zbMATH DE number 1878323
• Parallel Processing and Applied Mathematics
• scientific article; zbMATH DE number 1751919
• Architecture and FPGA Design of Dichotomous Coordinate Descent Algorithms
• scientific article; zbMATH DE number 733565
• scientific article; zbMATH DE number 2138796

Cited in

(1)

• scientific article; zbMATH DE number 1941180 (Why is no real title available?)

This page was built for publication: A FPGA implementation of Chen's algorithm

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5175262)