NNPIM: A Processing In-Memory Architecture for Neural Network Acceleration

DOI10.1109/TC.2019.2903055MaRDI QIDQ5229030zbMATH OpenWikidataFDO

Authors Saransh Gupta, Mohsen Imani, Harveen Kaur, Tajana Simunic Rosing

Publication date 13 August 2019

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Mathematics Subject Classification ID

Computer science (68-XX)

Cited in

(1)

• Locally active memristor based oscillators: the dynamic route from period to chaos and hyperchaos

This page was built for publication: NNPIM: A Processing In-Memory Architecture for Neural Network Acceleration

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5229030)