Synthesis of Processor Instruction Sets from High-Level ISA Specifications

DOI10.1109/TC.2013.37zbMath1364.68038MaRDI QIDQ5268180

Andrey Mokhov, Maxim Rykunov, A. V. Yakovlev, Alexander Romanovsky, Alexei Iliasov, Danil Sokolov

Publication date: 20 June 2017

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Mathematics Subject Classification ID

Specification and verification (program logics, model checking, etc.) (68Q60) Mathematical problems of computer architecture (68M07)

Related Items (2)

Compact and efficiently verifiable models for concurrent systems ⋮ Building Bridges Between Sets of Partial Orders

This page was built for publication: Synthesis of Processor Instruction Sets from High-Level ISA Specifications