The Time Dilation Technique for Timing Error Tolerance

DOI10.1109/TC.2012.289MaRDI QIDQ5268212zbMATH OpenOpenAlexFDO

Authors Stefanos Valadimas, Andreas Floros, Y. Tsiatouhas, A. Arapoyanni, Xrysovalantis Kavousianos

Publication date 20 June 2017

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/tc.2012.289

Mathematics Subject Classification ID

Coding and information theory (compaction, compression, models of communication, encoding schemes, etc.) (aspects in computer science) (68P30)

Recommendations

• Time-Borrowing Circuit Designs and Hardware Prototyping for Timing Error Resilience
• Timing Error Tolerance in Small Core Designs for SoC Applications
• scientific article; zbMATH DE number 4043219
• Orthogonal accuracy clock synchronization
• Error Analysis and Bounds in Time Delay Estimation
• Dynamic fault-tolerant clock synchronization

Cited in

(5)

• The Williams step increases the stability and accuracy of the hoRA time filter
• On a modified counter with prolonging dead time
• On the theory of the Larmor clock and time delay
• Dead Time Compensation for High-Flux Ranging
• Temporal accuracy of FastRK3

This page was built for publication: The Time Dilation Technique for Timing Error Tolerance

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5268212)