Tiered Memory: An Iso-Power Memory Architecture to Address the Memory Power Wall

DOI10.1109/TC.2012.119MaRDI QIDQ5274571zbMATH OpenOpenAlexFDO

Authors Kshitij Sudan, Karthick Rajamani, Wei Huang, John B. Carter

Publication date 12 July 2017

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/tc.2012.119

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07)

This page was built for publication: Tiered Memory: An Iso-Power Memory Architecture to Address the Memory Power Wall

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5274571)