A Trace-Capable Instruction Cache for Cost-Efficient Real-Time Program Trace Compression in SoC

DOI10.1109/TC.2010.194MaRDI QIDQ5280470zbMATH OpenOpenAlexFDO

Authors Chun-Hung Lai, Fu-Ching Yang, Ing-Jer Huang

Publication date 27 July 2017

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/tc.2010.194

Mathematics Subject Classification ID

Computing methodologies for image processing (68U10) Image processing (compression, reconstruction, etc.) in information and communication theory (94A08)

Recommendations

• Caches and Predictors for Real-Time, Unobtrusive, and Cost-Effective Program Tracing in Embedded Systems
• A comparison of trace-sampling techniques for multi-megabyte caches
• Program compression on the instruction systolic array

Cited in

(1)

• Software trace cache for commercial applications

This page was built for publication: A Trace-Capable Instruction Cache for Cost-Efficient Real-Time Program Trace Compression in SoC

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5280470)