State-Retentive Power Gating of Register Files in Multicore Processors Featuring Multithreaded In-Order Cores

DOI10.1109/TC.2010.249MaRDI QIDQ5280495zbMATH OpenOpenAlexFDO

Authors Soumyaroop Roy, N. Ranganathan, Srinivas Katkoori

Publication date 27 July 2017

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/tc.2010.249

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07)

Recommendations

• Utilization Aware Power Management in Reliable and Aggressive Chip Multi Processors
• Selective State Retention Power Gating Based on Formal Verification
• scientific article; zbMATH DE number 1690168

This page was built for publication: State-Retentive Power Gating of Register Files in Multicore Processors Featuring Multithreaded In-Order Cores

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5280495)