Zero skew clock routing with minimum wirelength
From MaRDI portal
Publication:5285771
DOI10.1109/82.204128zbMath0825.94280MaRDI QIDQ5285771
Jan-Ming Ho, Yu-Chin Hsu, Andrew B. Kahng, Kenneth D. Boese, Ting-Hai Chao
Publication date: 29 June 1993
Published in: IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1109/82.204128
Related Items
A single layer zero skew clock routing in X architecture, Equispreading tree in Manhattan distance, Legitimate skew clock routing with buffer insertion