A Constraint Satisfaction Approach for Programmable Logic Detailed Placement

DOI10.1007/978-3-642-39071-5_16zbMATH Open1390.68604OpenAlexW1858858479MaRDI QIDQ5326465FDOQ5326465

Authors: Andrew Mihal, Steve Teig 

Publication date: 5 August 2013

Published in: Theory and Applications of Satisfiability Testing – SAT 2013 (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/978-3-642-39071-5_16

Recommendations

• scientific article; zbMATH DE number 3920395
• scientific article; zbMATH DE number 1941075
• scientific article; zbMATH DE number 3852448
• A constraint satisfaction approach to a circuit design problem
• scientific article; zbMATH DE number 1941077
• Concurrent placement and routing in the design of integrated circuits
• Algorithms for VLSI placement
• Using constraint programming for the design of network-on-chip architectures

Mathematics Subject Classification ID

Problem solving in the context of artificial intelligence (heuristics, search strategies, etc.) (68T20)

Cited In (5)

• Title not available (Why is that?)
• Determinstic VLSI block placement algorithm using less flexibility first principle
• Using constraint programming for the design of network-on-chip architectures
• Recognition of Nested Gates in CNF Formulas
• A correct-by-decision solution for simultaneous place and route

Uses Software

• Chaff
• Lynx

This page was built for publication: A Constraint Satisfaction Approach for Programmable Logic Detailed Placement

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5326465)