scientific article; zbMATH DE number 6765480

MaRDI QIDQ5347952zbMATH OpenFDO

Authors Christopher G. Blake, Frank R. Kschischang

Publication date 25 August 2017

Mathematics Subject Classification ID

Decoding (94B35)

Recommendations

• Energy Consumption of VLSI Decoders
• VLSI Implementation of a Multi-Mode Turbo/LDPC Decoder Architecture
• High-Throughput Energy-Efficient LDPC Decoders Using Differential Binary Message Passing
• Error-Resilient Low-Power Viterbi Decoder Architectures
• Energy, Latency, and Reliability Tradeoffs in Coding Circuits
• Energy reduction in VLSI computation modules: an information-theoretic approach
• Design and implementation of a low complexity VLSI turbo-code decoder architecture for low energy mobile wireless communications

Cited in

(3)

• Energy complexity of satisfying assignments in monotone circuits: on the complexity of computing the best case
• Computing the best-case energy complexity of satisfying assignments in monotone circuits
• An Approach for Adaptively Approximating the Viterbi Algorithm to Reduce Power Consumption While Decoding Convolutional Codes

This page was built for publication:

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5347952)