How to Certify the Leakage of a Chip?
From MaRDI portal
Publication:5418711
DOI10.1007/978-3-642-55220-5_26zbMath1326.94088DBLPconf/eurocrypt/DurvauxSV14OpenAlexW1829224650WikidataQ58765049 ScholiaQ58765049MaRDI QIDQ5418711
François Durvaux, Nicolas Veyrat-Charvillon, François-Xavier Standaert
Publication date: 27 May 2014
Published in: Advances in Cryptology – EUROCRYPT 2014 (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1007/978-3-642-55220-5_26
Related Items (9)
Score-Based vs. Probability-Based Enumeration – A Cautionary Note ⋮ A novel completeness test for leakage models and its application to side channel attacks and responsibly engineered simulators ⋮ On the exact relationship between the mutual information metric and the success rate metric ⋮ Bridging the gap: advanced tools for side-channel leakage estimation beyond Gaussian templates and histograms ⋮ Ridge-Based Profiled Differential Power Analysis ⋮ Vectorizing Higher-Order Masking ⋮ On the optimality and practicability of mutual information analysis in some scenarios ⋮ Making masking security proofs concrete (or how to evaluate the security of any leaking device), extended version ⋮ Towards Sound Fresh Re-keying with Hard (Physical) Learning Problems
This page was built for publication: How to Certify the Leakage of a Chip?
