Revisiting Resistance Speeds Up I/O-Efficient LTL Model Checking

DOI10.1007/978-3-540-78800-3_5zbMATH Open1134.68397OpenAlexW1829451333MaRDI QIDQ5458320FDOQ5458320

Michael Weber, P. Šimeček, J. Barnat, Luboš Brim

Publication date: 11 April 2008

Published in: Tools and Algorithms for the Construction and Analysis of Systems (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/978-3-540-78800-3_5

Mathematics Subject Classification ID

Specification and verification (program logics, model checking, etc.) (68Q60)

Cites Work

• Title not available (Why is that?)
• Title not available (Why is that?)
• Title not available (Why is that?)
• Title not available (Why is that?)
• Formal Methods in Computer-Aided Design
• Model Checking Software
• How to order vertices for distributed LTL model-checking based on accepting predecessors

Cited In (4)

• Semi-external LTL Model Checking
• Survey on Directed Model Checking
• The sweep-line state space exploration method
• Flash memory efficient LTL model checking

Uses Software

• DiVinE
• STXXL
• BEEM

This page was built for publication: Revisiting Resistance Speeds Up I/O-Efficient LTL Model Checking

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5458320)