Formal Techniques, Modelling and Analysis of Timed and Fault-Tolerant Systems

DOI10.1007/b100824zbMath1109.68518MaRDI QIDQ5464744

Dejan Ničković, Oded Maler

Publication date: 19 August 2005

Published in: Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/b100824

Mathematics Subject Classification ID

68Q60: Specification and verification (program logics, model checking, etc.)

03B44: Temporal logic

Related Items

Model Checking of Biological Systems, Checking Temporal Properties of Discrete, Timed and Continuous Behaviors, Analog property checkers: a DDR2 case study, Smoothed model checking for uncertain continuous-time Markov chains, Robustness of temporal logic specifications for continuous-time signals, On temporal logic constraint solving for analyzing numerical data time series, Bayesian statistical model checking with application to Stateflow/Simulink verification, System design of stochastic models using robustness of temporal properties, A fuzzy real-time temporal logic, A brief account of runtime verification, A logic of behaviour in context, STL*: extending signal temporal logic with signal-value freezing operator, Monitoring bounded LTL properties using interval analysis, Monitoring Metric First-Order Temporal Properties, Spatial Logic and Spatial Model Checking for Closure Spaces

Uses Software

• Matlab
• FoCs
• Simulink