scientific article; zbMATH DE number 5032602

MaRDI QIDQ5472089zbMATH OpenFDO

Authors Gary D. Hachtel, Fabio Somenzi

Publication date 15 June 2006

zbMATH Keywords

circuit designdesign automationfinite state machineslogic synthesistest pattern generationverification methods

Mathematics Subject Classification ID

Introductory exposition (textbooks, tutorial papers, etc.) pertaining to computer science (68-01) Introductory exposition (textbooks, tutorial papers, etc.) pertaining to information and communication theory (94-01) Analytic circuit theory (94C05)

Cited in

(7)

• Reliable synthesis of logic circuits
• Synthesis of delay-verifiable combinational circuits
• Algorithms for computing minimal equivalent subformulas
• A generalized if-then-else operator for the representation of multi-output functions
• On Tackling Explanation Redundancy in Decision Trees
• scientific article; zbMATH DE number 7561750 (Why is no real title available?)
• scientific article; zbMATH DE number 7301717 (Why is no real title available?)

This page was built for publication:

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5472089)