Correct Hardware Design and Verification Methods

DOI10.1007/11560548MaRDI QIDQ5493207zbMATH OpenOpenAlexFDO

Authors Wolfram Buettner

Publication date 20 October 2006

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/11560548

Mathematics Subject Classification ID

Specification and verification (program logics, model checking, etc.) (68Q60) Mathematical problems of computer architecture (68M07)

Recommendations

• scientific article; zbMATH DE number 2113572
• Industrial experience with formal verification
• Formal verification successes at Motorola
• Formal verification for non-formalists
• scientific article; zbMATH DE number 2080912

Cited in

(6)

• Formal verification successes at Motorola
• scientific article; zbMATH DE number 2113572 (Why is no real title available?)
• Dynamic and formal verification of embedded systems: A comparative survey
• Verification of embedded systems based on interval analysis
• Advanced automation in formal verification of processors.
• Can semi-formal be made more formal?

This page was built for publication: Correct Hardware Design and Verification Methods

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5493207)