Design of generalized double rank and multiple rank sequential circuits

From MaRDI portal
Publication:5576008