scientific article; zbMATH DE number 4185548
From MaRDI portal
Publication:5750822
Recommendations
Cited in
(21)- The pin redistribution problem in multi-chip modules
- Wiring edge-disjoint layouts
- Vertex intersection graphs of paths on a grid: characterization within block graphs
- On \(k\)-bend and monotonic \(\ell\)-bend edge intersection graphs of paths on a grid
- String graphs of k-bend paths on a grid
- Edge intersection graphs of single bend paths on a grid
- Recognizing some subclasses of vertex intersection graphs of 0-bend paths in a grid
- A hierarchy preserving hierarchical bottom-up 2-layer wiring algorithm with respect to via minimization
- Wiring layouts in the tri-hexagonal grid∗
- The complexity of Helly-B₁ EPG graph recognition
- Single bend wiring
- A unified approach to layout wirability
- Wirability of knock-knee layouts with 45 degrees wires
- scientific article; zbMATH DE number 4126697 (Why is no real title available?)
- scientific article; zbMATH DE number 1528046 (Why is no real title available?)
- Performance driven \(k\)-layer wiring
- Correct Hardware Design and Verification Methods
- Monotonic Representations of Outerplanar Graphs as Edge Intersection Graphs of Paths on a Grid
- Clique cover on L-EPG representations of graphs
- The Graham-Knowlton problem revisited
- Edge intersection graphs of systems of paths on a grid with a bounded number of bends
This page was built for publication:
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5750822)
