Mathematical Research Data Initiative
Main page
Recent changes
Random page
SPARQL
MaRDI@GitHub
New item
Special pages
In other projects
MaRDI portal item
Discussion
View source
View history
English
Log in

Testing of register data transfer control mechanisms in microprocessors

From MaRDI portal
Publication:582864
Jump to:navigation, search

zbMATH Open0691.68006MaRDI QIDQ582864FDOQ582864


Authors: B. Eh. Borisovets, S. G. Sharshunov Edit this on Wikidata


Publication date: 1989

Published in: Automation and Remote Control (Search for Journal in Brave)





Recommendations

  • A general model and generation of tests for interregister transfer control mechanisms in microprocessors
  • Constructing microprocessor tests. I. The general model. Testing data processing functions
  • Functional Testing of Microprocessors
  • Functional testing of RISC-microprocessors
  • Generation of test data for verification of caching mechanisms and address translation in microprocessors


zbMATH Keywords

register data transfer control mechanisms


Mathematics Subject Classification ID

Theory of software (68N99)



Cited In (4)

  • Title not available (Why is that?)
  • Constructing microprocessor tests. I. The general model. Testing data processing functions
  • Data storage method for systems with 8 bit microprocessors or microcontrollers
  • Functional testing of RISC-microprocessors





This page was built for publication: Testing of register data transfer control mechanisms in microprocessors

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q582864)

Retrieved from "https://portal.mardi4nfdi.de/w/index.php?title=Publication:582864&oldid=12477534"
Tools
What links here
Related changes
Printable version
Permanent link
Page information
This page was last edited on 30 January 2024, at 07:27. Warning: Page may not contain recent updates.
Privacy policy
About MaRDI portal
Disclaimers
Imprint
Powered by MediaWiki