Minimizing total earliness and tardiness on re-entrant batch processing machine with time windows
DOI10.1080/13873954.2017.1394327zbMATH Open1485.93381OpenAlexW2765387853MaRDI QIDQ5861097FDOQ5861097
Authors: Wenyou Jia, Hao Chen, Li Liu, You Li 
Publication date: 4 March 2022
Published in: Mathematical and Computer Modelling of Dynamical Systems (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1080/13873954.2017.1394327
Recommendations
- scientific article; zbMATH DE number 1859343
- A hybrid scheduling approach for a two-stage flexible flow shop with batch processing machines
- Minimizing total weighted tardiness on a batch-processing machine with incompatible job families and job ready times
- Just-in-time single-batch-processing machine scheduling
- Scheduling in a two-machine flowshop with batch processing machine(s) for earliness/tardiness measure under a common due date
schedulingtime windowdecomposition methodre-entrant batch processing machineslack mixed integer linear programming
Mixed integer programming (90C11) Control/observation systems involving computers (process control, etc.) (93C83)
Cites Work
- Title not available (Why is that?)
- Scheduling the hospital-wide flow of elective patients
- Scheduling with due date assignment under special conditions on job processing
- Heuristic scheduling of jobs on parallel batch machines with incompatible job families and unequal ready times
- A hybrid scenario cluster decomposition algorithm for supply chain tactical planning under uncertainty
- Tabu search for single machine scheduling with distinct due windows and weighted earliness/tardiness penalties
- Single-machine batch delivery scheduling with job release dates, due windows and earliness, tardiness, holding and delivery costs
- Genetic algorithm based scheduling of parallel batch machines with incompatible job families to minimize total weighted tardiness
- Optimal common due-date with limited completion time deviation
- A genetic algorithm for job sequencing problems with distinct due dates and general early-tardy penalty weights
- Modelling of semiconductor wafer fabrication systems by extended object-oriented Petri nets
Uses Software
This page was built for publication: Minimizing total earliness and tardiness on re-entrant batch processing machine with time windows
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5861097)
