System design of a CC-NUMA multiprocessor architecture using formal specification, model-checking, co-simulation, and test generation

DOI10.1007/S100090100044MaRDI QIDQ5953450zbMATH OpenOpenAlexWikidataFDO

Authors Hubert Garavel, César Viho, Massimo Zendri

Publication date 5 August 2002

Published in International Journal on Software Tools for Technology Transfer. STTT (Search for Journal in Brave)

Full work available at URL https://hal.inria.fr/inria-00072597/file/RR-4041.pdf

zbMATH Keywords

Cache coherencyCC-NUMA

Mathematics Subject Classification ID

Computer system organization (68M99) Computing methodologies and applications (68U99)

Recommendations

• scientific article; zbMATH DE number 1830911
• Formal design of cache memory protocols in IBM
• scientific article; zbMATH DE number 2112983
• scientific article; zbMATH DE number 2130685
• scientific article; zbMATH DE number 1324641

Cited in

(7)

• Process algebraic modelling of attentional capture and human electrophysiology in interactive systems
• Experience with applying formal methods to protocol specification and system architecture
• Formal design of cache memory protocols in IBM
• A formal method for determining the state of processors in a multiprocessor system under testing
• Formal modelling and verification of GALS systems using GRL and CADP
• scientific article; zbMATH DE number 2112983 (Why is no real title available?)
• Automatic distributed code generation from formal models of asynchronous processes interacting by multiway rendezvous

Describes a project that uses

Uses Software

• LOTOS

This page was built for publication: System design of a CC-NUMA multiprocessor architecture using formal specification, model-checking, co-simulation, and test generation

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5953450)