A High-Performance Hardware Implementation of the LESS Digital Signature Scheme

DOI10.1007/978-3-031-40003-2_3MaRDI QIDQ6493382zbMATH OpenFDO

Authors Luke Beckwith, Robert G. Wallace, Kamyar Mohajerani, Kris Gaj

Publication date 26 April 2024

Full work available at URL https://doi.org/10.1007/978-3-031-40003-2_3

Mathematics Subject Classification ID

Data encryption (aspects in computer science) (68P25) Quantum cryptography (quantum-theoretic aspects) (81P94) Cryptography (94A60) Authentication, digital signatures and secret sharing (94A62)

Cites work

• High-speed hardware implementation of Rainbow signature on FPGAs
• How To Prove Yourself: Practical Solutions to Identification and Signature Problems
• LESS is more: code-based signatures without syndromes
• On the computational hardness of the code equivalence problem in cryptography
• Systolic Gaussian elimination over GF(p) with partial pivoting

Cited in

(2)

• ZKFault: fault attack analysis on zero-knowledge based post-quantum digital signature schemes
• Hardware acceleration of the LESS canonical form computation

This page was built for publication: A High-Performance Hardware Implementation of the LESS Digital Signature Scheme

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q6493382)