HOLL: program synthesis for higher order logic locking

DOI10.1007/978-3-030-99524-9_1MaRDI QIDQ6535557zbMATH OpenFDO

Authors Gourav Takhar, Ramesh Karri, Christian Pilato, Subhajit Roy

Publication date 23 January 2024

Copyright license Creative Commons Attribution 4.0 International

zbMATH Keywords

hardware securityprogram synthesislogic locking

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07) Computer security (68M25)

Recommendations

• Novel bypass attack and BDD-based tradeoff analysis against all known logic locking attacks
• Private Circuits II: Keeping Secrets in Tamperable Circuits
• Synthesis of asymptotically size-optimal Boolean circuits protected from functionality inference
• ``Logic wins!
• Hiding Circuit Topology from Unbounded Reverse Engineers

Cites work

• Encodings of Turing machines in linear logic
• HOLL: program synthesis for higher order logic locking
• Parse condition: symbolic encoding of LL(1) parsing
• Synthesizing environment invariants for modular hardware verification
• The program dependence graph and its use in optimization

Cited in

(1)

• HOLL: program synthesis for higher order logic locking

This page was built for publication: HOLL: program synthesis for higher order logic locking

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q6535557)