A disturbance suppression zeroing neural network for robust synchronization of chaotic systems and its FPGA implementation

From MaRDI portal
Publication:6537540














This page was built for publication: A disturbance suppression zeroing neural network for robust synchronization of chaotic systems and its FPGA implementation

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q6537540)