Glitch and laser fault attacks onto a secure AES implementation on a SRAM-based FPGA
From MaRDI portal
(Redirected from Publication:656510)
Recommendations
- scientific article; zbMATH DE number 1941113
- Scientific article; zbMATH DE number 1844640
- Exploring the feasibility of low cost fault injection attacks on sub-threshold devices through an example of a 65nm AES implementation
- Buying AES design resistance with speed and energy
- Fault Analysis Attack against an AES Prototype Chip Using RSL
Cites work
- scientific article; zbMATH DE number 1950625 (Why is no real title available?)
- scientific article; zbMATH DE number 1979271 (Why is no real title available?)
- scientific article; zbMATH DE number 1979273 (Why is no real title available?)
- scientific article; zbMATH DE number 1878336 (Why is no real title available?)
- A differential fault attack technique against SPN structures, with application to the AES and KHAZAD.
- Advanced Encryption Standard – AES
- Double-Data-Rate Computation as a Countermeasure against Fault Analysis
- On the importance of eliminating errors in cryptographic computations
Cited in
(6)- Performance and Security Evaluation of AES S-Box-Based Glitch PUFs on FPGAs
- Learn from your faults: leakage assessment in fault attacks using deep learning
- scientific article; zbMATH DE number 1941113 (Why is no real title available?)
- Practical improvements to statistical ineffective fault attacks
- Exploring the feasibility of low cost fault injection attacks on sub-threshold devices through an example of a 65nm AES implementation
- Flash memory `bumping' attacks
This page was built for publication: Glitch and laser fault attacks onto a secure AES implementation on a SRAM-based FPGA
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q656510)
