On interprocess communication and the implementation of multi-writer atomic registers

DOI10.1016/0304-3975(95)00013-MzbMATH Open0874.68121MaRDI QIDQ672706FDOQ672706

Authors: Uri Abraham 

Publication date: 28 February 1997

Published in: Theoretical Computer Science (Search for Journal in Brave)

Recommendations

• Converting Lamport's regular register to atomic register
• Almost optimal single reader, single writer atomic register
• Optimal multi-writer multi-reader atomic register
• Constructing two-writer atomic registers
• Publication:4733379

zbMATH Keywords

protocols

Mathematics Subject Classification ID

Modes of computation (nondeterministic, parallel, interactive, probabilistic, etc.) (68Q10)

Cites Work

• On interprocess communication. I: Basic formalism
• Modeling concurrency with partial orders
• Constructing 1-writer multireader multivalued atomic variables from regular variables
• How to share concurrent wait-free variables
• Betweenness, orders and interval graphs
• The elusive atomic register
• Constructing two-writer atomic registers
• Title not available (Why is that?)

Cited In (10)

• Time-efficient read/write register in crash-prone asynchronous message-passing systems
• Parallel Processing and Applied Mathematics
• Linear-time snapshot implementations in unbalanced systems
• Self-stabilizing timestamps
• Optimal multi-writer multi-reader atomic register
• Self-stabilizing \(\ell\)-exclusion
• Multiword atomic read/write registers on multiprocessor systems
• Time and space optimal implementations of atomic multi-writer register
• Title not available (Why is that?)
• Two-bit messages are sufficient to implement atomic read/write registers in crash-prone systems

This page was built for publication: On interprocess communication and the implementation of multi-writer atomic registers

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q672706)