Reduced interprocessor-communication architecture and its implementation on EM-4

DOI10.1016/0167-8191(94)00109-NzbMATH Open0875.68171MaRDI QIDQ673526FDOQ673526

Authors: Shuichi Sakai, Yuetsu Kodama, Mitsuhisa Sato, Hiroshi Matsuoka, Andrew P. Shaw 

Publication date: 28 February 1997

Published in: Parallel Computing (Search for Journal in Brave)

Recommendations

• THE COMMUNICATION MACHINE
• Design and implementation of a circular omega network in the \({\mathbf EM}\)-4
• The vector multiprocessor
• scientific article; zbMATH DE number 176042

zbMATH Keywords

EM-4 prototypeInterprocessor communicationMassively parallel computersProgramming modelsRICA (reduced interprocessor-communication architecture)

Mathematics Subject Classification ID

Theory of software (68N99) Computer system organization (68M99)

Cited In (2)

• THE COMMUNICATION MACHINE
• Design and implementation of a circular omega network in the \({\mathbf EM}\)-4

This page was built for publication: Reduced interprocessor-communication architecture and its implementation on EM-4

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q673526)