A new VLSI algorithm and architecture for the hardware implementation of type IV discrete cosine transform using a pseudo-band correlation structure

DOI10.2478/S13537-011-0015-ZMaRDI QIDQ692987zbMATH OpenOpenAlexWikidataFDO

Authors Doru Florin Chiper

Publication date 6 December 2012

Published in Central European Journal of Computer Science (Search for Journal in Brave)

Copyright license Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International

Full work available at URL https://doi.org/10.2478/s13537-011-0015-z

zbMATH Keywords

parallel algorithmparallel architecturesystolic arrays

Mathematics Subject Classification ID

Parallel algorithms in computer science (68W10) Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.) (68W35)

Recommendations

• Concurrent computation of two-dimensional discrete cosine transform
• An efficient VLSI linear array for DCT/IDCT using subband decomposition algorithm
• A new algorithm to compute the DCT and its inverse
• Discrete cosine and sine transforms-regular algorithms and pipeline architectures
• On the realization of discrete cosine transform using the distributed arithmetic

Cites work

• scientific article; zbMATH DE number 1033191 (Why is no real title available?)
• A New Array Architecture for Prime-Length Discrete Cosine Transform
• A Sinusoidal Family of Unitary Transforms
• On the realization of discrete cosine transform using the distributed arithmetic
• The fast DCT-IV/DST-IV computation via the MDCT

Cited in

(2)

• Hybrid architecture and VLSI implementation of the Cosine-Fourier-Haar transforms
• An efficient VLSI linear array for DCT/IDCT using subband decomposition algorithm

This page was built for publication: A new VLSI algorithm and architecture for the hardware implementation of type IV discrete cosine transform using a pseudo-band correlation structure

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q692987)