The impact of grain size on the efficiency of embedded SIMD image processing architectures

DOI10.1016/J.JPDC.2004.06.013MaRDI QIDQ705582zbMATH OpenOpenAlexFDO

Authors Antonio Gentile, Sam Sander, Linda Wills, Scott Wills

Publication date 31 January 2005

Published in Journal of Parallel and Distributed Computing (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1016/j.jpdc.2004.06.013

zbMATH Keywords

Energy and area efficiencyImage processingProcessor grain sizeSIMDTechnology modeling

Mathematics Subject Classification ID

Computer system organization (68M99) Computing methodologies for image processing (68U10)

Recommendations

• A simplified design strategy for mapping image processing algorithms on a SIMD torus
• A system for evaluating performance and cost of SIMD array designs
• DSPs for image and video processing.
• Area time trade-offs in micro-grain VLSI array architectures
• Advances in Neural Networks – ISNN 2005

This page was built for publication: The impact of grain size on the efficiency of embedded SIMD image processing architectures

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q705582)