Efficient implementation of the Galois counter mode using a carry-less multiplier and a fast reduction algorithm
From MaRDI portal
(Redirected from Publication:765476)
Recommendations
Cites work
Cited in
(16)- Implementing GCM on ARMv8
- Optimal Eta Pairing on Supersingular Genus-2 Binary Hyperelliptic Curves
- Parallelizing the Weil and Tate pairings
- Impact of Intel's new instruction sets on software implementation of \(GF(2)[x]\) multiplication
- Efficient public-key operation in multivariate schemes
- The software performance of authenticated-encryption modes
- Evaluating Bernstein-Rabin-Winograd polynomials
- Parallel verification of serial MAC and AE modes
- Online ciphers from tweakable blockciphers
- Progress in Cryptology - INDOCRYPT 2004
- Secure GCM implementation on AVR
- RIV for robust authenticated encryption
- \textsf{FAST}: disk encryption and beyond
- How fast can SM4 be in software?
- High-Speed Pipelined Hardware Architecture for Galois Counter Mode
- High performance GHASH function for long messages
This page was built for publication: Efficient implementation of the Galois counter mode using a carry-less multiplier and a fast reduction algorithm
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q765476)