The design and time analysis of a systolic array with asynchronous protocols for matrix multiplication

DOI10.1016/0045-7906(89)90018-9MaRDI QIDQ805231zbMATH OpenOpenAlexFDO

Authors Moon S. Jun, Shietung Peng

Publication date 1989

Published in Computers and Electrical Engineering (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1016/0045-7906(89)90018-9

zbMATH Keywords

matrix multiplicationrecursive algorithmssystolic arraysTransputerasynchronous arrays

Mathematics Subject Classification ID

Computational methods for sparse matrices (65F50) Numerical linear algebra (65F99) Parallel algorithms in computer science (68W10)

Recommendations

• The design of optimal planar systolic arrays for matrix multiplication
• On the design of some systolic algorithms
• Nineteen ways of systolic matrix multiplication
• scientific article; zbMATH DE number 1043981
• The Design of Optimal Systolic Arrays

Cited in

(1)

• Designing of processor-time optimal systolic arrays for band matrix-vector multiplication

This page was built for publication: The design and time analysis of a systolic array with asynchronous protocols for matrix multiplication

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q805231)