Single-reference foreground calibration of high-resolution, high-speed pipeline adcs

DOI10.1007/S00034-008-9094-ZzbMATH Open1170.94343OpenAlexW1972149182MaRDI QIDQ841173FDOQ841173

Authors: A. Boni, C. Azzolini, D. Vecchi, G. Chiorboli 

Publication date: 14 September 2009

Published in: Circuits, Systems, and Signal Processing (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/s00034-008-9094-z

Recommendations

• A simple technique for fast digital background calibration of A/D converters
• An ICA framework for digital background calibration of analog-to-digital converters
• Analog calibration of channel mismatches in time‐interleaved ADCs
• Background calibration algorithm for time-interleaved ADCs time mismatches
• Generalized low-voltage circuit techniques for very high-speed time-interleaved analog-to-digital converters

zbMATH Keywords

modelinganalog-to-digital converterscalibration of ADCshigh-speed integrated circuitsMOS analog circuitspipeline adcs

Mathematics Subject Classification ID

Analytic circuit theory (94C05)

Cited In (3)

• PN-Assisted Deterministic Digital Background Calibration of Multistage Split-Pipelined ADC
• A simple technique for fast digital background calibration of A/D converters
• An ICA framework for digital background calibration of analog-to-digital converters

This page was built for publication: Single-reference foreground calibration of high-resolution, high-speed pipeline adcs

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q841173)