Maximal delay reduction for RLC-based multi-source multi-sink bus with repeater insertion

DOI10.1007/S00034-009-9132-5zbMATH Open1191.94051OpenAlexW1963496809MaRDI QIDQ849043FDOQ849043

Authors: Chia-Chun Tsai, Jan-Ou Wu, Trong-Yen Lee 

Publication date: 24 February 2010

Published in: Circuits, Systems, and Signal Processing (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/s00034-009-9132-5

Recommendations

• On-chip inductance in high speed integrated circuits
• scientific article; zbMATH DE number 1555989
• Low power high-speed multithreshold voltage CMOS bus architectures
• Understanding retiming through maximum average-delay cycles
• A provably tight delay-driven concurrently congestion mitigating global routing algorithm

zbMATH Keywords

propagation delaymulti-source multi-sink busrepeater insertionRLC delay model

Mathematics Subject Classification ID

Signal theory (characterization, reconstruction, filtering, etc.) (94A12)

This page was built for publication: Maximal delay reduction for RLC-based multi-source multi-sink bus with repeater insertion

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q849043)