Haar wavelet based processor scheme for image coding with low circuit complexity

DOI10.1016/J.COMPELECENG.2006.08.001MaRDI QIDQ869332zbMATH OpenOpenAlexFDO

Authors F. Javier Díaz, Angel M. Burón, José M. Solana

Publication date 2 March 2007

Published in Computers and Electrical Engineering (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1016/j.compeleceng.2006.08.001

zbMATH Keywords

wavelet transformimage codingHaar transformFPGA processorHaar functionimage processor

Mathematics Subject Classification ID

Numerical methods for wavelets (65T60) Image processing (compression, reconstruction, etc.) in information and communication theory (94A08) Computing methodologies for image processing (68U10)

Recommendations

• Design and performance of a pixel-level pipelined-parallel architecture for high speed wavelet-based image compression
• scientific article; zbMATH DE number 1967831
• Haar wavelet based approach for image compression and quality assessment of compressed image
• Image compression method of threshold based on wavelet transform and its realization
• IMPLEMENTATION OF ZERO TREE WAVELET CODERS IN DSP PROCESSOR

This page was built for publication: Haar wavelet based processor scheme for image coding with low circuit complexity

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q869332)