Improvement of jitter transfer characteristics of a 9.95328 Gb/s data recovery DLL using saw filter

DOI10.1016/J.COMPELECENG.2006.06.002MaRDI QIDQ869334zbMATHOpenAlexFDO

Authors Partha Pratim Sahu

Publication date 2 March 2007

Published in Computers and Electrical Engineering (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1016/j.compeleceng.2006.06.002

Mathematics Subject Classification ID

Circuits, networks (94C99)

Recommendations

• Modeling of jitter in bang-bang clock and data recovery circuits
• Near-optimal PLL design for decision-feedback carrier and timing recovery
• Analysis of self-noise in a clock recovery system with a high-order nonlinearity
• Efficient digital filters for pulse-shaping and jitter-free frequency error detection and timing recovery.
• PREDICTING THE JITTER OF PLL–DLL BASED FREQUENCY SYNTHESIZERS

This page was built for publication: Improvement of jitter transfer characteristics of a 9.95328 Gb/s data recovery DLL using saw filter

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q869334)