A VLSI systolic architecture for solving DBT-transformed fuzzy clustering problems of arbitrary size

DOI10.1016/0167-8191(90)90135-VMaRDI QIDQ910178zbMATH OpenFDO

Authors R. Doallo, E. L. Zapata

Publication date 1990

Published in Parallel Computing (Search for Journal in Brave)

zbMATH Keywords

parallel processingfuzzy C-means clusteringsystolic architectureDBT transformation

Mathematics Subject Classification ID

Pattern recognition, speech recognition (68T10) Theory of software (68N99) Theory of operating systems (68N25)

Recommendations

• Neural Networks and Systolic Array Design
• VLSI architectures for the discrete wavelet transform
• A systolic array with applications to image processing and wire-routing in VLSI circuits
• Partitioning and Mapping Algorithms into Fixed Size Systolic Arrays
• Parallel Processing and Applied Mathematics

This page was built for publication: A VLSI systolic architecture for solving DBT-transformed fuzzy clustering problems of arbitrary size

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q910178)