Reconfiguration for Repair in a Class of Universal Logic Modules

DOI10.1109/T-C.1974.223828MaRDI QIDQ4071165zbMATH OpenOpenAlexFDO

Authors F. Gail Gray, R. A. Thompson

Publication date 1974

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/t-c.1974.223828

Mathematics Subject Classification ID

Fault detection; testing in circuits and networks (94C12)

Recommendations

• scientific article; zbMATH DE number 53430
• A built-in self-repair circuit for restructuring mesh-connected processor arrays by direct spare replacement
• Minimized embedding of arbitrary Hamiltonian graphs in fault-tolerant graph and reconfiguration at faults. I: One-fault-tolerant structures
• Reconfiguration graph grammar for massively parallel, fault tolerant computers
• On reconfigurability of VLSI linear arrays

Cited in

(2)

• Structural problems of organizing the repair interactions of the components of a digital device
• Repairing VLSI/WSI redundant memories with minimum cost

This page was built for publication: Reconfiguration for Repair in a Class of Universal Logic Modules

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4071165)