Smart ECC Allocation Cache Utilizing Cache Data Space
From MaRDI portal
Recommendations
- Reliability-Driven ECC Allocation for Multiple Bit Error Resilience in Processor Cache
- Improving cache effectiveness through array data layout manipulation in SAC
- Efficient utilization of shared caches in multicore architectures
- Maximizing Spare Utilization by Virtually Reorganizing Faulty Cache Lines
This page was built for publication: Smart ECC Allocation Cache Utilizing Cache Data Space
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2989525)