Cited in
(27)- From generic partition refinement to weighted tree automata minimization
- Translating Hardware Process Algebras into Standard Process Algebras: Illustration with CHP and LOTOS
- Translating FSP into LOTOS and networks of automata
- jETI
- SCADE
- Tiburon
- TIMES
- M-TREE
- CADP
- Fiacre
- csp2B
- Exp.Open
- CAESAR_SOLVE
- TVT
- VLTS Benchmark Suite
- Concurrency Workbench
- DLC
- Mec 5
- LNT2LOTOS
- VERSA
- XTL
- CAESAR
- mCRL
- On the semantics of communicating hardware processes and their translation into LOTOS for the verification of asynchronous circuits with CADP
- CADP 2010: a toolbox for the construction and analysis of distributed processes
- Automatic distributed code generation from formal models of asynchronous processes interacting by multiway rendezvous
- Model Checking Software
This page was built for software: BISIMULATOR
