swMATH13592MaRDI QIDQ25506FDOQ25506
Author name not available (Why is that?)
Official website: https://en.wikipedia.org/wiki/Verilog
Cited In (7)
- Introduction to logic circuits \& logic design with Verilog
- High speed modular systolic array-based DTCWT with parallel processing architecture for 2d image transformation on FPGA
- Theoretical and practical approaches to the denotational semantics for MDESL based on UTP
- Title not available (Why is that?)
- SystemVerilog
- UTPCalc
- Mechanical approach to linking operational semantics and algebraic semantics for Verilog using Maude
This page was built for software: Verilog